Go to Main Content

University of Denver

 

HELP | EXIT

Detailed Course Information

 

Autumn Quarter 2012
Sep 01, 2014
Transparent Image
Information Select the desired Level or Schedule Type to find available classes for the course.

ENCE 4250 - Advanced Hardware Description Language (HDL) Modeling and Synthesis
This course covers advanced concepts in Hardware Description and Language (HDl) modeling and Synthesis. It covers topics including but not limited to digital system design, simulation, and synthesis using Verilog HDL and VHDL. The course also covers RTL design, behavioral description, system Verilog, and timing analysis using CAD tools.
4.000 Credit hours
4.000 Lecture hours

Levels: Graduate
Schedule Types: Lab, Lecture/Lab, Lecture

Electrical & Computer Engineer Department

Restrictions:
Must be enrolled in one of the following Levels:     
      Graduate
      Law Semester
May not be enrolled in one of the following Colleges:     
      Colorado Women's College
      University College

Return to Previous New Search
Transparent Image
Skip to top of page
Release: 8.5.4